5.66 circuit

	DESCRIPTION	LINKS	GRAPH
Origin	[256]		
Constraint	circuit(NODES)		
Synonyms	atour, cycle.		
Argument	NODES : collection(index	x-int, succ-dvar)	
Restrictions	$\begin{array}{l} \textbf{required}(\texttt{NODES}, [\texttt{index}, \texttt{succ}\\ \texttt{NODES}.\texttt{index} \geq 1\\ \texttt{NODES}.\texttt{index} \leq \texttt{NODES} \\ \textbf{distinct}(\texttt{NODES}, \texttt{index})\\ \texttt{NODES}.\texttt{succ} \geq 1\\ \texttt{NODES}.\texttt{succ} \leq \texttt{NODES} \end{array}$:])	
Purpose	Enforce to cover a digraph G desconce all vertices of G .	cribed by the NODES col	lection with one circuit visiting
Example	index - 1succ - 2index - 2succ - 3index - 3succ - 4index - 4succ - 1The circuit constraint holds sinccircuit visiting successively the ver	e its NODES argument de	epicts the following Hamiltonian
All solutions	Figure 5.162 gives all solution circuit constraint: $S_1 \in [3]$ circuit($\langle 1 S_1, 2 S_2, 3 S_3, 4 S_4 \rangle$)	$[3,4], S_2 \in [1,2],$	
		$(\langle 3_1, 1_2, 4_3, 2_4 \rangle) \\ (\langle 4_1, 1_2, 2_3, 3_4 \rangle)$	
cor	ure 5.162: All solutions corresponses of the All solutions slot (cc attribute)	0 0	1
Typical	NODES > 2		
Symmetry	Items of NODES are permutable.		

20030820

Remark In the original circuit constraint of CHIP the index attribute was not explicitly present. It was implicitly defined as the position of a variable in a list. Within the context of linear programming [5] this constraint was introduced under the name atour. In the same context [215, page 380] provides continuous relaxations of the circuit constraint. Within the KOALOG constraint system this constraint is called cycle. Algorithm Since all succ variables of the NODES collection have to take distinct values one can reuse the algorithms associated with the alldifferent constraint. A second necessary condition is to have no more than one strongly connected component. Pruning for enforcing this condition can be done by forcing all strong bridges to belong to the final solution, since otherwise the strongly connected component would be broken apart. A third necessary condition is that, if the graph is bipartite then the number of vertices of each class should be identical. Consequently if the number of vertices is odd (i.e., |NODES| is odd) the graph should not be bipartite. Further necessary conditions (useful when the graph is sparse) combining the fact that we have a perfect matching and a single strongly connected com-

four vertices is depicted by Figure 5.163 where we assume that:

• There is an elementary chain between c and d (depicted by a dashed edge),

ponent can be found in [381]. These conditions forget about the orientation of the arcs of the graph and characterise new required elementary chains. A typical pattern involving

• *b* has exactly 3 neighbours.

In this context the edge between a and b is mandatory in any covering (i.e., the arc from a to b or the arc from b to a) since otherwise a small circuit involving b, c and d would be created.

When the graph is planar [217][138] one can also use as a necessary condition discovered by Grinberg [199] for pruning.

Finally, another approach based an the notion of 1-toughness [116] was proposed in [236] and evaluated for small graphs (i.e., graphs with up to 15 vertices).




Figure 5.163: Reasoning about elementary chains and degrees: if we have an elementary chain between c and d and if b has 3 neighbours then the edge (a, b) is mandatory.

Reformulation


Let n and s_1, s_2, \ldots, s_n respectively denotes the number of vertices (i.e., |NODES|) and the successor variables associated with vertices $1, 2, \ldots, n$. The circuit constraint can be reformulated as a conjunction of one domain constraint, two alldifferent constraints, and n element constraints.

- First, we state an alldifferent(⟨s₁, s₂,..., s_n⟩) constraint for enforcing distinct values to be assigned to the successor variables.
- Second, the key idea is, starting from vertex 1, to successively extract the vertices t₁, t₂,..., t_{n-1} of the circuit until we come back on vertex 1, where t_i (with i ∈ [2, n 1]) denotes the successor of t_{i-1} and t₁ the successor of vertex 1. Since we have one single circuit all the t₁, t₂,..., t_{n-1} should be different from 1. Consequently we state a domain(⟨t₁, t₂,..., t_{n₁⟩, 2, n) con}

straint for declaring their initial domains. To express the link between consecutive t_i we also state a conjunction of n element constraints of the form:


 $\begin{array}{l} \texttt{element}(1, \langle s_1, s_2, \ldots, s_n \rangle, t_1), \\ \texttt{element}(t_1, \langle s_1, s_2, \ldots, s_n \rangle, t_2), \\ \ldots \\ \texttt{element}(t_{n-1}, \langle s_1, s_2, \ldots, s_n \rangle, 1). \end{array}$

• Finally we add a redundant constraint for stating that all t_i (with $i \in [1, n - 1]$) are distinct, i.e. alldifferent($\langle t_1, t_2, \ldots, t_{n-1} \rangle$).



Counting

Length (n)	2	3	4	5	6	7	8	9	10
Solutions	1	2	6	24	120	720	5040	40320	362880
Number of solutions for circuit: domains 0n									





	one_succ),path (graph partitioning constraint,one_succ),proper_circuit (permutation,one_succ),tour (graph partitioning constraint,Hamiltonian).					
	generalisation: cycle (introduce a variable for the number of circuits).					
	<pre>implies: alldifferent, proper_circuit, twin.</pre>					
	<pre>implies (items to collection): lex_alldifferent.</pre>					
	related: strongly_connected.					
Keywords	combinatorial object: permutation.					
	constraint type: graph constraint, graph partitioning constraint.					
	filtering: linear programming, planarity test, strong bridge, DFS-bottleneck.					
	final graph structure: circuit, one_succ.					
	problems: Hamiltonian.					
Cond. implications	• circuit(NODES) implies cycle(NCYCLE, NODES) when NCYCLE = 1.					
	• circuit(NODES) with NODES > 1 implies derangement(NODES).					
	 circuit(NODES) with NODES > 1 implies k_alldifferent(VARS : NODES). 					
	• circuit(NODES) implies permutation(VARIABLES : NODES).					

Arc input(s)	NODES
Arc generator	$CLIQUE \mapsto \texttt{collection}(\texttt{nodes1}, \texttt{nodes2})$
Arc arity	2
Arc constraint(s)	nodes1.succ = nodes2.index
Graph property(ies)	• MIN_NSCC= $ NODES $ • MAX_ID ≤ 1
Graph class	ONE_SUCC
Graph model	The first graph property enforces to have a single strongly connected component containing

The first graph property enforces to have a single strongly connected component containing |NODES| vertices. The second graph property imposes to only have circuits. Since each vertex of the final graph has only one successor we do not need to use set variables for representing the successors of a vertex.

Parts (A) and (B) of Figure 5.164 respectively show the initial and final graph associated with the **Example** slot. The circuit constraint holds since the final graph consists of one circuit mentioning once every vertex of the initial graph.




Figure 5.164: Initial and final graph of the circuit constraint